Abstract-The Level-1 Data Driver Card (L1DDC) will be fabricated for the needs of the future upgrades of the ATLAS experiment at CERN. Specifically, these upgrades will be performed in the innermost stations of the muon spectrometer end-caps. The L1DDC board is a high speed aggregator board capable of communicating with a large number of front-end electronics. It collects the Level-1 along with monitoring data and transmits them to a network interface through a single bidirectional fibre link. Finally, the L1DDC board distributes trigger, time and configuration data coming from the network interface to the front-end boards.
I. INTRODUCTION
The ATLAS New Small Wheel (NSW) upgrade is motivated by the high background radiation expected during Run-3 (2020) and ultimately luminosity of 7 × 10 34 cm −2 s
−1
in HL-LHC (2025). The number of interactions per bunchcrossing (each 25 ns) will be increased up to 140 resulting in a dramatically large amount of produced data. In the ATLAS experiment [1] the present muon Small Wheels will be replaced by the NSW. The NSW is a set of precision tracking and trigger detectors able to work at high rates with excellent real-time spatial and time resolution. The new detectors consist of the resistive Micromegas (MM) and the small Strip Thin Gap Chambers (sTGC) [2] . Furthermore, a radiation dose up to 1700 Gy (inner radius) and a magnetic field up to 0.4 T in the end cap region, create a hostile environment for the electronic components. To read out the high number of electronics channels and in order to survive in such a harsh environment new electronics must be fabricated and installed. In addition, correction mechanisms for Single Event Upsets (SEU -this is a change of state caused by a high-energy particle strike to a micro-electronic device) must be implemented to assure the integrity of the transmitted data.
The L1DDC is an intermediate board that aggregates and transmits the Level-1 data (time, charge and strip address corresponding to a single hit) from multiple front-end (FE) boards to a network called Front End LInk eXchange (FELIX). This is achieved using a high speed serializer/deserializer Aplication Specific Integrated Circuit (ASIC) called GigaBit Transceiver (GBTX) [3] developed at CERN. In general, the L1DDC combines three distinct paths: Timing, Trigger and Control (TTC) [4] data, Data Acquisition and Slow Control information, into one bidirectional optical link at a rate of 4.8 Gbps, as shown in Figure 1 . II. CONNECTIVITY The L1DDC resides on the detector and interfaces with the FEs and for the MM case also with the Address in Real Time (ART) Data Driver Card (ADDC) [5] boards. The FE boards contain an ASIC called VMM [6] which provides trigger and tracking primitives for 64 channels. A second ASIC, the Read Out Controller (ROC) will aggregate, process and format the data generated by the VMM FE chips. The ROC will concentrate the Level-0 data streams from up to 8 VMMs, will filter the data based on the Level-1 Bunch Crossing ID (BCID) and transmit the data to the L1DDC through four serial streams, each capable of up to 320 Mbps data transmission. Moreover, ROC receives the TTC data and the Level-1 trigger from the L1DDC. For configuring and monitoring the VMMs a third ASIC called the Slow Control Adapter (SCA) will be used on the FEs. The ADDC boards collect directly from the VMMs the ART data which provide the strip information for the first hit in the MM and sTGC detectors.
Because of the different characteristics of both detector technologies, different FE boards will be fabricated for MM and sTGC detectors. For the MM detectors 8 FE (MMFE8) [7] will be connected to one L1DDC contrary to the sTGC detectors where only three FE will be connected to one L1DDC.
On the other direction L1DDC interfaces with the offdetector electronics and especially with the FELIX interface. This connection is made through a CERN custom made optical transceiver called Versatile Transceiver (VTRx) as shown in Figure 2 . Fig. 2 : Schema of NSW electronics trigger and dataflow. The L1DDC board is connected to the ROC and the SCA ASIC of the FE boards and also to the ADDC board. Depending on the detector technology L1DDC is connected with eight FEs for the MM and with three for the sTGC detectors. The L1DDC also interfaces with the off-detector electronics and especially with the FELIX interface through a bidirectional fibre.
III. FUNCTIONALITY
The GBTX ASIC and subsequently the L1DDC is capable of multiplexing a number of serial links (e-links) to a single fibre. One e-link, consists of three differential pairs (6 wires) being the clock (Clk+ and Clk-), the data in (Din+ and Din-) and the data out (Dout+ and Dout-). On the transmitting side data and clock have the same relative phase [3] . The GBTX ASIC can support up to 40 e-links divided in five groups called banks, as shown in Figure 3 . Each bank can support up to eight e-links at 80 Mbps, four e-links at 160 Mbps or two e-links at 320 Mbps. The transmitting data use the Double Data Rate (DDR) signaling. For the interconnection of the on-detector electronics the mini Serial Attached SCSI (Small Computer System Interface) (miniSAS) cables will be used. Specifically, for the MM detectors the L1DDC is connected to the FE board through a single miniSAS cable that carries two e-links. The one elink is connected to the ROC ASIC and the other e-link to the SCA ASIC, as shown in Figure 2 .
Data rate simulations showed that for the inner portions of the MM detector the bit rate will exceed 320 Mbps. For this reason, for the inner two FE boards, a special configuration scheme will be implemented. One e-link with 320 Mbps and one e-link with 160 Mbps are connected to the inner two FE boards, resulting in a sum of 480 Mbps each. The next four FE boards have a bit rate of 320 Mbps and finally the outer 2 FE boards, have a bit rate of 160 Mbps. With this configuration the fifth spare bank of the GBTX is used for the communication with the SCA ASICs of each MMFE at the 80 Mbps data rate. The GBTX ASIC has an extra Slow Control (SC) e-link with a fixed rate at 80 Mbps for slow control information. This extra e-link will be used for the connection to the ADDC boards.
The L1DDC provides configuration data, clocks and the Bunch Crossing Reset (BCR) signal to the ADDC board. The communication between the ADDC and L1DDC is done through one e-link for the configuration data and four extra differential pairs for the clocks and the BCR signals.
A. L1DDC board description
Because of the different FE characteristics, different L1DDC boards will be fabricated for MM and sTGC detectors. Both boards will use the same components, with the difference that in MM detectors nine connectors will be used (eight for the FEs and one for the ADDC) contrary to the sTGC detectors where only three connectors will be used. The size of the L1DDC board for the MM detectors will be 200 mm in length, 50 mm in width and 18 mm in height as shown in Figure 4 . Contrary, the size of the L1DDC for the sTGC detectors will be 150 mm in length, 50 mm in width and 18 mm in height as shown in Figure 5 . As mentioned before, the miniSAS cables will be used for the connection of the on-detector electronics. The high flexibility of these cables which can support up to ten differential pairs and the small size of the 36 position connectors makes them suitable for the boards. 
B. ASIC description
The GBTX is a full radiation tolerant ASIC fabricated using the 130 nm technology. Its power supply is 1.5 V and its power consumption is 2.2 W in full operation. E-links use Scalable Low-Voltage Signalling (SLVS) for 400 mV (SLVS-400) [8] . The SLVS is a differential standard with a swing of 200 mV, centred on 0.2 V. The GBTX ASIC has a Clock and Data Recovery (CDR) circuit which receives high speed serial data from the VTRx. It recovers and generates an appropriate high speed clock to correctly sample the incoming data stream. The serial data is then de-serialized and then decoded, with appropriate error corrections, and finally DeSCRambled (DSCR). In the transmitter part the data are SCRambled (SCR), to obtain DC balance, and then encoded with a Forward Error Correction (FEC) code before being serialized and sent to the optical transceiver.
The GBTX has registers for permanent storage that are called e-fuses. Initial configuration information is taken from the e-fuses, which can then be modified via the optical link itself or via an I 2 C slave interface. Finally, GBTX has a Joint Test Action Group (JTAG) interface for boundary scan [3] .
The VTRx optical transceiver consist of two radiation tolerant ASICs: the GigaBit TransImpendance Amplifier (GB-TIA) [9] [10] and the GigaBit Laser Diode (GBLD) [11] . The GBTIA has a bit rate of 5 Gbps (min) and a total jitter smaller than 40 ps. Its supply voltage is 2.5 V and its power consumption is 250 mW. The GBLD is also a radiation tolerant ASIC fabricated also in 130 nm. It has also a bit rate of 5 Gb/s or more, supply voltage of 2.5 V and its power consumption is about 325 mW [11] . The VTRx is the largest component on the L1DDC board with a width of 45.3 mm, a length of 14.5 mm and a height of 10 mm.
According to the detector power distribution scheme the FEAST DC-DC converter [12] is used. This is also a custom DC-DC converter fabricated at CERN and has an input voltage range from 5 V to 12 V, 4 A load capacity and achieves a 76 % efficiency. It contains a radiation tolerant ASIC with total ionizing dose up to 200 Mrad (Si) and displacement damage up to 5 × 10 14 n/cm 2 . The FEAST has been designed for operation in a strong magnetic field in excess of 40, 000 Gauss (4 T), and has been optimized for air-core inductors of 400−500 nH. It's power consumption is about 1.5 W and has an extremely low output noise. To power the L1DDC board with the two appropriate voltage levels (2.5 V and 1.5 V), two FEAST devices are used. The 1.5 V analog voltage for the GBTX PLLs is provided from the same FEAST device after filtering. The overall power consumption of the L1DDC is estimated to be 6 W.
C. Frame format
On the fiber side the GBTX transmits frames of 120 bits in the interval of 25 ns (BC clock), resulting in a line rate of 4.8 Gbps. The GBTx has the ability to transmit three different types of frames, the the GBT frame, the 8b/10b frame and the wide frame.
In the GBT frame four bits are used for the frame header (H) and 32 are used for FEC. So, the data transmission is limited to 84 bits, corresponding to a user bandwidth of 3.36 Gbps. From the 84 bits, the four are dedicated for Slow Control (SC) information (Internal Control (IC) and External Control (EC) fields) as outlined in Figure 6 .
Fig. 6: GBTX frame format
The FEC algorithm is built by interleaving two Reed-Solomon RS(15,11) encoded words with 4-bit symbols, each capable of correcting a double symbol error. This means that a sequence of up to 16 consecutive corrupted bits can be corrected. Finally, all configuration registers inside the GBTX ASIC are fully protected against SEUs with triple redundant registers [3] .
In the 8b/10b encoding option no error correction and only very limited error detection capability is possible. Furthermore, this mode is only available in the transmitter part of the GBTX and as the 8b/10b coding is DC balanced no data scrambling is used in this mode.
A wide frame mode format with only scrambling is available also for the transmitter direction. This is an alternative mode for data transmission where the forward error correction functionality is traded off for bandwidth. In this case the FEC field is not present and the space taken by the FEC code in the GBT frame is used to transmit data. As a consequence, the data field increases to 112 bits resulting in a total user bandwidth of 4. Gbps, representing an increase of (112 − 80)/80 = 40 % of available bandwidth when compared with the GBT frame format. However this is done at the cost of having no SEU error protection on the transmitted data. Frame bits D[111:80] are scrambled separately to maintain DC balance of transmitted data. In the L1DDC case the GBT frame format is used.
IV. ON DETECTOR PLACEMENT
The location of the L1DDC on the MM detectors will be in the center of the both sides of the wedge as shown in Figure 7 . This provides a way of equalizing the cable length as the FE boards are radially placed on both sides of the detector. In this case, a single L1DDC serves the eight FE boards for the one side of the plane. There are 16 FE boards in every plane resulting in 64 per wedge. This means that eight L1DDC boards are needed for every wedge. Also, there are two wedges in every sector and there are 16 sectors in every wheel. Summarizing, 512 L1DDC are needed for the MM detectors and 512 for the sTGCs detectors resulting in a total 1024 of L1DDC boards [2] .
All the connectors will be placed on the top side of the board and the components that dissipate heat on the bottom side. These components with the help of a elastic thermal foam will be attached to a cooling channel in order to keep the heat at a low level.
V. CONCLUSION
The L1DDC board is the intermediate board responsible to collect the Level-1 data and to distribute the TTC and Level-1 trigger to the FE electronics. It is capable to handle a large amount of data and is fully compliant with the HL-LHC rates. In addition, L1DDC is a radiation tolerant board equipped with SEU mechanisms in order to assure the signal integrity. Its dimensions are relatively small in order to fit between two readout panels of the MM and sTGC chambers of the NSW detector for the upgrade of the ATLAS experiment. Finally, the L1DDC board must have a high reliability as Fig. 8 : A cross section of two MM planes. In the upper part of the picture, the L1DDC board placed on the detector is illustrated. On the top side of the board the miniSAS connector, the power connector, the DC-DC converters and the VTRX are placed contrary to the bottom side of the board were only the GBTx ASIC is placed. These ASICs are attached to the cooling channel with the help of an elastic thermal foam. On the left side of the cooling channel is illustrated the spacer with the high and low voltage cables. Finally, on the bottom side of the picture the FE board, placed between the two planes is also visible.
after the installation of the NSW it will not be accessible for replacement.
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